

WHAT IS CLAIMED:

1. A method of operating a Dynamic Frequency Scaling (DFS) cache memory comprising:  
5 accessing a DFS cache memory during an idle time in a single low frequency DFS clock cycle.
2. A method according to Claim 1 wherein accessing comprises beginning accessing the DFS cache memory during the idle time in the single low  
10 frequency DFS clock cycle.
3. A method according to Claim 1 wherein the idle time comprises a time interval in the single low frequency DFS clock cycle between completion of a single high frequency DFS clock cycle and completion of the single low frequency DFS  
15 clock cycle.
4. A method according to Claim 1 wherein accessing comprises:  
accessing a first DFS cache memory at a first time in the single low frequency DFS clock cycle; and  
20 accessing a second DFS cache memory at a second time in the single low frequency DFS clock cycle responsive to a miss on accessing the first DFS cache memory.
5. A method according to Claim 1 wherein accessing further comprises:  
25 accessing a DFS line buffer cache memory at a first time in the single low frequency DFS clock cycle prior to the idle time; and  
accessing the DFS cache memory during the idle time in the single low frequency DFS clock cycle responsive to a miss accessing the DFS line buffer cache memory.  
30
6. A method according to Claim 1 wherein accessing comprises:  
accessing a DFS filter cache memory at a first time in the single low frequency DFS clock cycle; and

accessing a DFS cache memory during the idle time in the single low frequency DFS clock cycle responsive to a miss accessing the DFS filter cache memory.

5           7.       A method according to Claim 1 wherein the single low frequency DFS clock cycle comprises a time interval between two time adjacent rising or falling DFS clock edges having no intervening DFS clock edges.

          8.       A method according to Claim 1 wherein the DFS cache memory  
10 comprises a cache memory configured to operate using a first clock signal having a first frequency in a first mode and configured to operate using a second clock signal have a second frequency that is less than the first frequency in a second mode.

          9.       A method according to Claim 8 wherein the first mode comprises a  
15 high frequency mode and the second mode comprises a low frequency mode that uses a lower frequency clock than the high frequency mode.

          10.      A method of operating a Dynamic Frequency Scaling (DFS) cache memory comprising:  
20           accessing a DFS filter cache memory at a first time in a single low frequency DFS clock cycle; and  
          accessing a DFS cache memory at a second time in the single low frequency DFS clock cycle responsive to a miss on accessing the DFS filter cache memory.

25           11.      A method according to Claim 10 wherein accessing a DFS filter cache memory comprises beginning accessing the DFS filter cache memory during the idle time in the single low frequency DFS clock cycle.

          12.      A method according to Claim 10 wherein the idle time comprises a  
30 time interval in the single low frequency DFS clock cycle between completion of a single high frequency DFS clock cycle and completion of the single low frequency DFS clock cycle.

13. A method according to Claim 10 wherein the single low frequency DFS clock cycle comprises a time interval between two time adjacent rising or falling DFS clock edges having no intervening DFS clock edges.

5 14. A method of operating a Dynamic Frequency Scaling (DFS) cache memory including a line buffer DFS cache memory and a DFS main cache memory associated therewith, the method comprising:

modifying access to the DFS cache memory based on whether the DFS cache memory is operating according to a low frequency DFS clock or a high frequency  
10 DFS clock.

15 15. A method according to Claim 14 wherein modifying access to the DFS cache memory further comprises:

accessing the DFS main cache memory without accessing the DFS line buffer  
15 cache memory when the DFS cache memory is operating according to the high frequency DFS clock; and

accessing the DFS line buffer cache memory responsive to a miss on accessing the DFS main cache memory when the DFS cache memory is operating according to the low frequency DFS clock.  
20

25 16. A method according to Claim 15 wherein accessing the line buffer DFS cache memory further comprises:

accessing the DFS line buffer cache memory at a first time in a single low frequency DFS clock cycle of the low frequency DFS clock to determine whether data  
25 associated with an address is stored therein; and

accessing the DFS main cache memory at a second time in the single low frequency DFS clock cycle responsive to determining that the data is not stored in the DFS line buffer cache memory.

30 17. A method according to Claim 16 wherein accessing the DFS line buffer cache memory comprises beginning accessing the DFS line buffer cache memory during the first time in the single low frequency DFS clock cycle.

18. A method according to Claim 16 wherein the second time comprises a time interval in the single low frequency DFS clock cycle between completion of a single high frequency DFS clock cycle and completion of the single low frequency DFS clock cycle.

5

19. A method according to Claim 16 wherein the single low frequency DFS clock cycle comprises a time interval between two time adjacent low frequency DFS clock edges having no intervening low frequency DFS clock edges.

10

20. A system for operating a Dynamic Frequency Scaling (DFS) cache memory comprising:

means for accessing a DFS cache memory during an idle time in a single low frequency DFS clock cycle.

15

21. A system according to Claim 20 wherein the means for accessing comprises means for beginning accessing the DFS cache memory during the idle time in the single low frequency DFS clock cycle.

20

22. A system according to Claim 20 wherein the idle time comprises a time interval in the single low frequency DFS clock cycle between completion of a single high frequency DFS clock cycle and completion of the single low frequency DFS clock cycle.

25

23. A system according to Claim 20 wherein means for accessing comprises:

means for accessing a first DFS cache memory at a first time in the single low frequency DFS clock cycle; and

means for accessing a second DFS cache memory at a second time in the single low frequency DFS clock cycle responsive to a miss on accessing the first DFS cache memory.

30

24. A system according to Claim 20 wherein the means for accessing further comprises:

means for accessing a DFS line buffer cache memory at a first time in the single low frequency DFS clock cycle prior to the idle time; and

means for accessing the DFS cache memory during the idle time in the single low frequency DFS clock cycle responsive to a miss accessing the DFS line buffer  
5 cache memory.

25. A system according to Claim 19 wherein the means for accessing comprises:

means for accessing a DFS filter cache memory at a first time in the single low  
10 frequency DFS clock cycle; and

means for accessing a DFS cache memory during the idle time in the single low frequency DFS clock cycle responsive to a miss accessing the DFS filter cache memory.

15 26. A Dynamic Frequency Scaling (DFS) cache memory comprising:  
a main DFS cache memory configured for access during an idle time in a single low frequency DFS clock cycle.

27. A DFS cache memory according to Claim 26 wherein the main DFS  
20 cache memory is configured to begin access during the idle time in the single low frequency DFS clock cycle.

28. A DFS cache memory according to Claim 26 wherein the idle time  
25 comprises a time interval in the single low frequency DFS clock cycle between completion of a single high frequency DFS clock cycle and completion of the single low frequency DFS clock cycle.

29. A Dynamic Frequency Scaling (DFS) cache memory system  
comprising:  
30 a line buffer cache memory configured to store line buffer cached tag and data information;  
a line buffer cache memory enable circuit configured to enable access to the line buffer cache memory during an idle time in a single low frequency DFS clock

cycle based on the DFS signal in an on state and configured to disable access to the line buffer cache memory based on the DFS signal in an off state;

a main cache memory configured to store main cached tag and data information; and

5 a main cache memory enable circuit configured to disable access to the main cache memory based on a DFS signal in the on state and configured to enable access to the main cache memory during the idle time based on the DFS signal in the on state and a miss on an access to the line buffer cache memory.

10 30. A DFS cache memory system according to Claim 29 wherein the main cache memory enable circuit is further configured to disable access to the main cache memory during the single low frequency DFS clock cycle prior to the idle time.

15 31. A Dynamic Frequency Scaling (DFS) cache memory system comprising:

a filter cache memory configured to store filter cached tag and data information;

a main cache memory configured to store main cached tag and data information; and

20 a main cache memory enable circuit configured to enable access to the main cache memory during an idle time in a single low frequency DFS clock cycle based on the DFS signal in the on state and a miss on the access to the filter cache memory and configured to disable access to the main cache memory during the idle time based on the DFS signal in the on state and a hit on the access to the filter cache memory.

25 32. A DFS cache memory system according to Claim 31 wherein the main DFS cache memory is configured to begin access during the idle time in the single low frequency DFS clock cycle.

30 33. A DFS cache memory system according to Claim 31 wherein the idle time comprises a time interval in the single low frequency DFS clock cycle between completion of a single high frequency DFS clock cycle and completion of the single low frequency DFS clock cycle.

34. A DFS cache memory system according to Claim 31 wherein the cache memory enable circuit further comprises:

a storage element circuit configured to store a result of the access to the filter cache memory on a transition of a DFS clock signal at a beginning of the idle time to provide a clocked filter cache hit/miss result; and

a multiplexer, coupled to the storage element, configured to select the clocked filter cache hit/miss result responsive to the DFS signal in the off state and configured to select the result of the access to the filter cache memory responsive to the DFS signal in the on state to provide a main cache memory enable/disable signal to the main cache memory.

35. A DFS cache memory system according to Claim 34 wherein the storage element circuit comprises a flip-flop circuit.

36. A DFS cache memory system according to Claim 31 wherein the DFS cache memory comprises a cache memory system configured to operate using a first clock signal having a first frequency in a first mode when the DFS signal is in the off state and configured to operate using a second clock signal have a second frequency that is less than the first frequency in a second mode when the DFS signal is in the on state.

37. A DFS cache memory system according to Claim 31 wherein the first mode comprises a high frequency mode and the second mode comprises a low frequency mode.